Espressif Systems /ESP32-P4 /CACHE /LOCK_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LOCK_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LOCK_ENA)LOCK_ENA 0 (UNLOCK_ENA)UNLOCK_ENA 0 (LOCK_DONE)LOCK_DONE 0LOCK_RGID

Description

Lock-class (manual lock) operation control register

Fields

LOCK_ENA

The bit is used to enable lock operation. It will be cleared by hardware after lock operation done. Note that (1) this bit and unlock_ena bit are mutually exclusive, that is, those bits can not be set to 1 at the same time. (2) lock operation can be applied on LL1-ICache, L1-DCache and L2-Cache.

UNLOCK_ENA

The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done. Note that (1) this bit and lock_ena bit are mutually exclusive, that is, those bits can not be set to 1 at the same time. (2) unlock operation can be applied on L1-ICache, L1-DCache and L2-Cache.

LOCK_DONE

The bit is used to indicate whether unlock/lock operation is finished or not. 0: not finished. 1: finished.

LOCK_RGID

The bit is used to set the gid of cache lock/unlock.

Links

() ()